

**ENTER THE
TERRIFYING**
**WORLD OF
SIMULATION /
SYNTHESIS
LOGIC
MISMATCHES**

GRAPHCORE



v0.1.3

Will these SV simulators give the same output?

Compile, elab & sim with default settings

```
> sim_a dut.sv testbench.sv
```

```
> sim_b dut.sv testbench.sv
```

Will these SV simulators give the same output?

Compile, elab & sim with default settings

NO

```
> sim_a dut.sv testbench.sv  
Error: "testbench.sv", 6: testbench: at time 0  
Test failed
```

```
> sim_b dut.sv testbench.sv  
Test passed
```

```
> cat dut.sv
`define FAIL_IF_DEFINED

> cat testbench.sv
module testbench;
`ifdef FAIL_IF_DEFINED
  initial $error("Test failed");
`else
  initial $display("Test passed");
`endif
endmodule
```

COMPILATION UNITS

SystemVerilog Language Reference Manual

SV LRM (1800-2017) 3.12.1 Compilation units

- **compilation unit:** A collection of one or more SystemVerilog source files compiled together.

COMPILATION UNITS

SV LRM (1800-2017) 3.12.1 Compilation units

The exact mechanism for defining which files constitute a compilation unit is **tool-specific**.

... compliant tools shall [support]:

- a) All files on a given compilation command line make a single compilation unit ...
- b) Each file is a separate compilation unit ...

Visibility of `define change design logic

Sim/Synth differences invalidate verification

What is a design delivery?

- RTL
- How do you tell the back end ‘customers’ which RTL files to compile in a compilation unit?
- How do you know they actually do it?

GLS TO THE RESCUE



GLS TO THE RESCUE

Gate Level Simulations (GLS)

Simulate a post synthesis netlist (gates) c.f. RTL

Main opportunity to check RTL processed correctly by our ‘customers’

GLS SPEEDUP TECHNIQUES

1. Block level
2. Synth to primitives (not timing clean netlist)
 - Quicker to synth & quicker to sim
 - Also avoids most X-pessimism issues

\$ERROR TRAPS

Lay \$error elab ‘traps’ in RTL to catch incorrect compilation units?

COMMAND LINE DEFINES

- Eliminate command line `define s from sim and synth tools
 - Use SV `define macros instead
 - Audit & understand all `define macros

GENUINE RTL BUG UNDETECTED BY VERIF SIMS



```
always_ff @ (posedge clk)
    missile_detected_reg <= missile_detected_ip;

always_comb
    if (missile_detected_reg)
        launch_intercept_op = 1;
    else
        launch_intercept_op = 0;
```



What is the RTL Bug?

```
always_ff @ (posedge clk)
    missile_detected_reg <= missile_detected_ip;

always_comb
    if (missile_detected_reg)
        launch_intercept_op = 1;
    else
        launch_intercept_op = 0;
```



Why can't simulations detect bug?

```
always_ff @ (posedge clk)
    missile_detected_reg <= missile_detected_ip;

always_comb
    if (missile_detected_reg)
        launch_intercept_op = 1; << This condition
    else
        launch_intercept_op = 0; 'optimistically
                                cleans 'X' to '0'
```

‘X’s can be ‘1’ In Real Life of course

Not simulating logic that will be synthesized

RTL Sim

> run_rtl_sim

Pass: intercept not launched


Gate Level Sim

> run_gls


Error: intercept launched

RTL Sim

Cleans up X ☹ >>




Gate Level Sim



RTL Sim

Cleans up X ☹ >>



Gate Level Sim

Aaggghhh



WHY IS THIS HAPPENING?

SystemVerilog LRM is the problem

Sims that follow LRM don't match synth logic

Eek!

Known as ‘X Optimism’


SOLUTION

Simulators have a ‘realistic x propagation’ mode


Aim: Propagate Xs like real hardware
Abandon following LRM

RTL Sim

Cleans up X ☹ >>




Gate Level Sim



RTL Xprop mode

Matches hardware ☺



Realistic x-prop modes differ on all simulators

Behaviour not defined by SV LRM (obviously)

Realistic RTL x-prop modes ‘quite’ effective

Detect ~95% bugs (my experience)

Run GLS to detect 100% X optimism bugs ☺

UNIQUE CASES



RTL SYNTH

```

logic [31:0] a, b, c, d;
logic e, z;

always_comb
case (1'b1)
    a == 5      : z = 0;
    b < 24000   : z = 0;
    c == 2**d   : z = 0;
    e == 1       : z = 1;
endcase

```

```

GTECH_LD1 z_reg (.G(N39), .D(N40), .C(z));
GTECH_AND4 U52 (.A(e)', .B(n54)', .C(n55)', .D(n56)', .Z(N40));
GTECH_NAND4 U53 (.A(e)', .B(n54)', .C(n55)', .D(n56)', .Z(N39));
GTECH_OR8 U55 (.A(b[24]), .B(b[23]), .C(b[26]), .D(b[25]), .E(b[28]), .F(b[27]));
GTECH_OR8 U56 (.A(b[22]), .B(b[21]), .C(b[20]), .D(b[19]), .E(b[18]), .F(b[17]));
GTECH_OR21 U57 (.A(b[1]), .B(b[14]), .C(b[15]), .Z(n60));
GTECH_OA21 U58 (.A(n62), .B(b[13]), .C(n63), .Z(n61));
GTECH_OR3 U59 (.A(b[9]), .B(b[13]), .C(n64), .Z(n63));
GTECH_AND3 U60 (.A(b[7]), .B(b[6]), .C(b[8]), .Z(n64));
GTECH_OR3 U61 (.A(b[31]), .B(b[30]), .C(b[29]), .Z(n65));
GTECH_NAND3 U63 (.A(n65), .B(n66), .C(n67), .Z(n55));
GTECH_AND5 U64 (.A(n68), .B(n69), .C(n70), .D(n71), .E(n72), .Z(n67));
GTECH_NAND2 U65 (.A(n73), .B(n74), .S(n75), .Z(n76));
GTECH_AND2 U66 (.A(n71), .B(n72), .C(n73), .Z(n75));
GTECH_OR22 U67 (.A(n17), .B(n16), .C(n24), .D(c[8]), .Z(n92));
GTECH_NOR4 U75 (.A(n10), .B(n16), .C(n24), .D(c[8]), .Z(n92));
GTECH_NOR4 U76 (.A(c[17]), .B(c[16]), .C(c[24]), .D(c[8]), .Z(n90));
GTECH_MUX12 U77 (.A(n93), .B(n94), .S(n95), .Z(n70));
GTECH_AND3 U78 (.A(n76), .B(n96), .C(d[3]), .Z(n92));
GTECH_AND3 U79 (.A(n76), .B(n96), .C(d[3]), .Z(n94));
GTECH_OA22 U80 (.A(n14), .B(n81), .C(c[15]), .D(n82), .Z(n100));
GTECH_OA22 U81 (.A(c[12]), .B(n83), .C(c[13]), .D(n84), .Z(n99));
GTECH_OA22 U82 (.A(c[10]), .B(n85), .C(c[11]), .D(n86), .Z(n98));
GTECH_OA12NZ U83 (.A(n101), .B(n102), .C(c[10]), .D(n88), .Z(n97));
GTECH_OR8 U85 (.A(c[10]), .B(c[11]), .C(c[12]), .D(c[13]), .E(c[14]), .F(c[15]));
GTECH_MUX12 U86 (.A(n102), .B(c[25]), .C(c[26]), .D(c[27]), .E(c[28]), .F(c[29]));
GTECH_OA22 U87 (.A(n89), .B(n90), .C(n91), .D(n92), .Z(n71));
GTECH_NOR4 U88 (.A(n10), .B(n11), .C(n12), .D(n13), .Z(n14));
GTECH_NOR4 U89 (.A(n10), .B(n11), .C(n12), .D(n13), .Z(n14));
GTECH_NAND4 U90 (.A(c[6]), .B(n81), .C(c[7]), .D(n82), .Z(n109));
GTECH_OA22 U91 (.A(c[4]), .B(n83), .C(c[5]), .D(n84), .Z(n108));
GTECH_OA22 U92 (.A(c[2]), .B(n85), .C(c[3]), .D(n86), .Z(n107));
GTECH_NAND2 U93 (.A(n10), .B(n10), .C(c[0]), .D(n88), .Z(n106));
GTECH_NOT U94 (.A(c[1]), .B(n10), .C(c[11]), .D(n11), .Z(n10));
GTECH_OR8 U95 (.A(c[1]), .B(c[1]), .C(c[2]), .D(c[3]), .E(c[4]), .F(c[5]));
GTECH_MUX12 U96 (.A(n10), .B(n11), .C(c[12]), .D(n13), .Z(n68));
GTECH_AND2 U97 (.A(n6), .B(n6), .C(n13), .D(n13), .Z(n13));
GTECH_NOT U98 (.A(d[3]), .Z(n05));
GTECH_NOR8 U99 (.A(d[12]), .B(d[11]), .C(d[10]), .D(d[15]), .E(d[14]), .F(d[13]));
GTECH_OA22 U100 (.G(n14), .H(n15), .Z(n76));
GTECH_NAND3 U101 (.A(d[10]), .B(d[11]), .C(d[23]), .D(n116), .E(d[5]), .F(d[31]));
GTECH_OR4 U102 (.A(d[7]), .B(d[6]), .C(d[9]), .D(d[8]), .Z(n117));
GTECH_OR4 U103 (.A(d[18]), .B(d[17]), .C(d[16]), .D(d[18]), .Z(n114));
GTECH_NAND4 U105 (.A(d[19]), .B(n120), .C(n21), .D(d[22]), .Z(n112));
GTECH_OA22 U106 (.A(c[22]), .B(n81), .C(c[23]), .D(n82), .Z(n122));
GTECH_OA22 U107 (.A(c[20]), .B(n83), .C(c[21]), .D(n84), .Z(n121));
GTECH_OA22 U108 (.A(c[18]), .B(n85), .C(c[19]), .D(n86), .Z(n120));
GTECH_NAND2 U109 (.A(n91), .B(n123), .C(n59), .D(n111), .Z(n119));
GTECH_NOT U110 (.A(d[11]), .B(d[12]), .C(d[10]), .Z(n91));
GTECH_NOR3 U111 (.A(d[1]), .B(d[2]), .C(d[0]), .Z(n91));
GTECH_NOR3 U112 (.A(d[1]), .Z(n124));
GTECH_NOR3 U113 (.A(d[1]), .B(c[17]), .C(c[18]), .D(c[19]), .E(c[20]), .F(c[21]));
GTECH_OR8 U115 (.A(c[16]), .B(c[17]), .C(c[18]), .D(c[19]), .E(c[20]), .F(c[21]));
GTECH_AO1222 U116 (.G(c[22]), .H(c[23]), .Z(n111));
GTECH_OA22 U117 (.A(n128), .B(d[0]), .C(n129), .Z(n81));
GTECH_NAND3 U118 (.A(d[1]), .B(d[0]), .C(d[2]), .Z(n82));
GTECH_OR4 U119 (.A(c[15]), .B(d[0]), .C(c[23]), .D(c[7]), .Z(n126));
GTECH_NAND3 U120 (.A(c[15]), .B(n128), .C(d[2]), .Z(n84));
GTECH_OA22 U121 (.A(c[13]), .B(c[21]), .C(c[29]), .D(c[5]), .Z(n125));
GTECH_AO1222 U123 (.A(n130), .B(n55), .C(n31), .D(n33), .E(n32), .F(n86));
GTECH_NAND3 U124 (.A(d[0]), .B(n129), .C(d[1]), .Z(n86));
GTECH_OA22 U125 (.A(c[1]), .B(c[19]), .C(c[21]), .D(c[3]), .Z(n132));
GTECH_NOT U126 (.A(d[2]), .Z(n129));
GTECH_OR4 U127 (.A(c[2]), .B(c[20]), .C(c[28]), .D(c[4]), .Z(n131));
GTECH_OR4 U128 (.A(d[1]), .B(d[2]), .C(n128), .D(n128), .Z(n85));
GTECH_NAND3 U129 (.A(d[1]), .B(n129), .C(n130));
GTECH_OR4 U130 (.A(c[10]), .B(c[18]), .C(c[26]), .D(c[2]), .Z(n130));
GTECH_NAND3 U132 (.A(n133), .B(n134), .C(n111), .D(a[10]), .E(a[15]), .F(a[14]));
GTECH_OA1222 U133 (.A(n136), .B(n137), .C(a[11]), .D(a[10]), .E(a[15]), .F(a[14]));
GTECH_NAND3 U134 (.A(n138), .B(a[12]), .C(a[13]), .D(a[11]), .E(a[10]), .F(a[11]));
GTECH_OR4 U135 (.A(a[11]), .B(a[16]), .C(a[19]), .D(a[18]), .E(a[20]), .F(a[17]));
GTECH_NOR8 U136 (.A(a[9]), .B(a[8]), .C(a[7]), .D(a[6]), .E(a[5]), .F(a[4]));
GTECH_NAND3 U137 (.A(a[31]), .B(a[31]), .C(a[29]), .D(a[28]), .E(a[27]), .F(a[26]));
GTECH_OA1222 U138 (.A(a[25]), .B(a[24]), .C(a[23]), .D(a[22]), .E(a[21]), .F(a[20]));

```



What does this RTL synthesize to?

```
always_comb
  unique case (1'b1)
    a == 5          : z = 0;
    b < 24000       : z = 0;
    c == 2**d       : z = 0;
    e == 1          : z = 1;
  endcase
```

What does this RTL synthesize to?

```
always_comb  
unique case (1'b1)  
    a == 5          : z = 0;  
    b < 24000       : z = 0;  
    c == 2**d       : z = 0;  
    e == 1          : z = 1;  
endcase  
assign z = e;
```

No logic at all.
It is just a wire.

Why?

What does this RTL synthesize to?

```
always_comb  
unique case (1'b1)  
    a == 5          : z = 0;  
    b < 24000       : z = 0;  
    c == 2**d       : z = 0;  
    e == 1          : z = 1;  
endcase
```

assign z = e;

No logic at all.
It is just a wire.

Why?


e and z == 0 for all
other cases

Unique cases:

- really powerful
 - Too powerful?
- Area reduction
- Performance increase
- But ...

Synth: z is driven by a wire from e


```
always_comb
unique case (1'b1)
    a == 5      : z = 0;
    b < 24000   : z = 0;
    c == 2**d   : z = 0;
    e == 1      : z = 1;
endcase
```



What does z do?


Synth: z is driven by a wire from e

```
always_comb
unique case (1'b1)
    a == 5      : z = 0;
    b < 24000   : z = 0;
    c == 2**d   : z = 0;
    e == 1      : z = 1;
endcase
```




Synth: z is driven by a wire from e

```
always_comb
  unique case (1'b1)
    a == 5      : z = 0;
    b < 24000   : z = 0;
    c == 2**d   : z = 0;
    e == 1      : z = 1;
  endcase
```



Synth: z is driven by a wire from e


```
always_comb
unique case (1'b1)
  a == 5      : z = 0;
  b < 24000   : z = 0;
  c == 2**d   : z = 0;
  e == 1      : z = 1;
endcase
```



Warn(UC-7) Multiple matching unique case conditions
xm_unique_case.sv (14) at 3500ps

Synth: z is driven by a wire from e

```
always_comb
  unique case (1'b1)
    a == 5      : z = 0;
    b < 24000   : z = 0;
    c < 24000   : z = 0;
    e == 1      : z = 1;
  endcase
```



Warn(10-1) Multiple matching unique case conditions
xm_unique_case.sv(14) at 3500ps

This warning means
the verification is
invalid
Don't miss it

UNIQUE CASE CHECKLIST

1. Promote case qualifier **warnings** to **errors**
2. Monitor \$assertioncontrol usage

```
$assertcontrol(ASSERTIONS_OFF, UNIQUE | UNIQUE0 | PRIORITY);
```

3. Formal Tools: run auto properties
4. GLS regressions
5. Discuss with colleagues: ban unique cases?

THANK YOU

Anthony Wood

anthonyw@graphcore.ai