




BREKER™ THE LEADER IN PORTABLE STIMULUS

Automating Verification Checks Synthesizing Self-Checking Test Content

David Kelf
DVClub Europe October 2022


Explosive Verification Cost

Project Resource Deployment




Source: Wilson Research 2020

Largest Functional Verification Challenge



Source: Wilson Research 2020

UVM & SoC Verification Check Alternatives Today




Composing checks (and coverage models) can be onerous and error prone




Formal Approach

- Traditional dynamic test method:
Send stimulus, write expected results, check coverage of test
- How do Formal Verification tools approach this?
Propose check and see if it can happen based on entire state space
- Can we do the same in dynamic verification?




How does Y happen after X happens?



Start with the end in mind



Input constraints to test “forward” outcome




Input constraints to test “stop” outcome




Synthesis approach to generate test content?


- Create a specification scenario model that shows how the device is supposed to work
 - Could be composed in PSS, C++, graphically, or using SystemVIP
- Synthesize model based on coverage constraints
 - Set coverage up front
- Generate entire test content automatically
 - Stimulus, checks, coverage models, debug detail
- Map to verification phase and execution platform



Constrained Random vs AI Planning Algorithm Synthesis



Design black box, shotgun tests to search for key state
Low probability of finding complex bug




Starts with key state and intelligently works backward through space
Deep sequential, optimized test discovers complex corner-cases




White Paper Discussing AI Planning Algorithm Test Generation on Breker Website

Path Coverage Analysis




```
action uart_lcr {  
  // Start of user code Action_uart_lcr  
  ref uart_regs blk;  
  
  void body() {  
    // TODO VIP does not seem work for any setting other than 3  
    blk->UART_LCR.CHAR_SIZE.set(3);  
    blk->UART_LCR.write();  
  }  
  // End of user code  
};  
#endif // __UART_LCR_PSS
```



```
action entry {  
  activity {  
    schedule {  
      do uart_rx_tx;  
      do dmae_aes_enc_dec;  
    }  
  }  
  // End of user code  
};  
#endif // __TEST_FC_UART_DMAE_AES1_PSS
```

Self-Checking Test Execution



The screenshot displays the Breker verification tool interface during a test execution. The main window shows a detailed timeline of events across several components: **cpu0** (threads T0, T1, T2, T3), **cpu1** (threads T0, T1, T2, T3), **cfg_port** (thread T0), **rx_port** (thread T0), and **tx_port** (thread T0). The timeline includes various test cases such as `uart_k01`, `uart_cw01`, `uart_cw02`, `uart_cw03`, `uart_cw04`, `uart_cw05`, `uart_cw06`, `uart_cw07`, `uart_cw08`, `uart_cw09`, `uart_cw10`, `uart_cw11`, `uart_cw12`, `uart_cw13`, `uart_cw14`, `uart_cw15`, `uart_cw16`, `uart_cw17`, `uart_cw18`, `uart_cw19`, `uart_cw20`, `uart_cw21`, `uart_cw22`, `uart_cw23`, `uart_cw24`, `uart_cw25`, `uart_cw26`, `uart_cw27`, `uart_cw28`, `uart_cw29`, `uart_cw30`, `uart_cw31`, `uart_cw32`, `uart_cw33`, `uart_cw34`, `uart_cw35`, `uart_cw36`, `uart_cw37`, `uart_cw38`, `uart_cw39`, `uart_cw40`, `uart_cw41`, `uart_cw42`, `uart_cw43`, `uart_cw44`, `uart_cw45`, `uart_cw46`, `uart_cw47`, `uart_cw48`, `uart_cw49`, `uart_cw50`, `uart_cw51`, `uart_cw52`, `uart_cw53`, `uart_cw54`, `uart_cw55`, `uart_cw56`, `uart_cw57`, `uart_cw58`, `uart_cw59`, `uart_cw60`, `uart_cw61`, `uart_cw62`, `uart_cw63`, `uart_cw64`, `uart_cw65`, `uart_cw66`, `uart_cw67`, `uart_cw68`, `uart_cw69`, `uart_cw70`, `uart_cw71`, `uart_cw72`, `uart_cw73`, `uart_cw74`, `uart_cw75`, `uart_cw76`, `uart_cw77`, `uart_cw78`, `uart_cw79`, `uart_cw80`, `uart_cw81`, `uart_cw82`, `uart_cw83`, `uart_cw84`, `uart_cw85`, `uart_cw86`, `uart_cw87`, `uart_cw88`, `uart_cw89`, `uart_cw90`, `uart_cw91`, `uart_cw92`, `uart_cw93`, `uart_cw94`, `uart_cw95`, `uart_cw96`, `uart_cw97`, `uart_cw98`, `uart_cw99`, `uart_cw100`.

The **Memory Map** window shows a memory range from `0x00000000` to `0x000000ff` with a `ddr0` block. The **Test Source** window shows the source code for `dsl_soc-fc_uart_dmac_aes1.c`, with the following code snippet highlighted:

```
break;
case (0x6):
// mem_check0.1
trek_write32_shared(0x7, trek_cpu1_T2_state);
case (0x7): // wait for dmac_xfr0.4
if (trek_read32_shared(trek_cpu0_T0_state) < 0xb) break;


trek_c2t_event( 6, 0x38 ); // [event:0x38 agent:cpu1 thread:T2
instance:mem_check0.1]
/* tbx: trek_message ("Begin mem_check0.1"); */

// trek_check_memory_block_frontdoor ( trek_mem_ddr0+0x00000148,
trek_mem_ddr0+0x00000138, 0x10 ) begin
trek_write32( 0, trek_mem_ddr0+0x00000178 );
trek_write64( 0xffff0000ffffULL, trek_mem_ddr0+0x00000138 );
trek_write32_shared(0x8, trek_cpu1_T2_state);
```

The **Log** window shows the following messages:


```
2213550 trek: info: End uart vip_drive0.45 [event:0xa2 agent:pss_top_uart_scn0_uart_vip0_uart_vip_ports_p.[type].tx port
thread:T0 instance:uart vip_drive0.45]
2213550 trek: info: Begin uart vip_drive0.47 [event:0xa3 agent:pss_top_uart_scn0_uart_vip0_uart_vip_ports_p.[type].tx port
thread:T0 instance:uart vip_drive0.47]
2214350 trek: info: Field 'delay' matches: 0x0000000000000000
Field 'payload' matches: 0x000000000000000e6
[event:0x61 agent:pss_top_uart_scn0_uart_vip0_uart_vip_ports_p.[type].rx port thread:T0 instance:uart vip_check0.19]
2214350 trek: info: check_port:icheck() PASSED [event:0x61 agent:pss_top_uart_scn0_uart_vip0_uart_vip_ports_p.
[type].rx port thread:T0 instance:uart vip_check0.19]
2214350 trek: info: End uart vip_check0.19 [event:0x62 agent:pss_top_uart_scn0_uart_vip0_uart_vip_ports_p.[type].rx port
thread:T0 instance:uart vip_check0.19]
```

SoC Test Content



Exec body { memory.check () }

High-level Test Debug Driving Issue Resolution



Green nodes have finished

Yellow nodes are running

Blue nodes are waiting to run

Failing Node

Memory Map

Memory Values

```
cache.29 - DDR0
- Pre-op
0x0001d9f0: dd2194ae 02a6255b
- Post-op
0x0001d9f0: dd2194ae 02a6255b
cache.29 - RT
- Pre-op
0x00024c00: 5b1e5534
- Post-op
0x00024c00: 00000000
```


```
/* tbx: trek_message ("Begin cache.29"); */
/* WRITE INIT on trek_mem DDR0+0x0001d9f0( DEVICE_NGRE ) */
trek_nop_delay ( 8 ); // pre-delay
/* Aliases:pre( cpu_0_0_0 DEVICE_NGRE trek_mem_RT+0x00024c00, cpu_0_0_0 ST_DEVICE_NGRE
trek_mem_DDR0+0x0001d9f0 8 ) */
do{
    asm volatile ( "ldxr x21, [%1];"
                  "stlxr %w0, x21, [%1];"
                  : "=r" (*(U32*)(trek_mem_RT+0x00024c00))
                  : "r" (trek_mem_DDR0+0x0001d9f0)
                  : "%x21"
                  );
} while (MEM32(trek_mem_RT+0x00024c00));

// trek_check_memory_block_frontdoor ( trek_mem_DDR0+0x0001d9f0, trek_mem_RT+0x000336e0, 8 ) begin
WMEM32(trek_mem_RT+0x00023c34, 0);
WMEM64(trek_mem_RT+0x000336e0, 0xffff0000ffffULL);
WMEM32_SHARED(trek_cpu_0_0_0_test_T0_state, 0x10);
```

```
1441758 trek: info: Begin [event:688 cpu:cpu_0_0_3 thread:T0 instance:snoop.11]
1218748 trek: info: Begin [event:25 cpu:cpu_0_0_0 thread:T0 instance:cache.29]
1716546 trek: info: End [event:247 cpu:cpu_0_0_1 thread:T0 instance:snoop.17]
1327859 trek: info: End [event:474 cpu:cpu_0_0_2 thread:T0 instance:cache.30]
1442627 trek: info: End [event:689 cpu:cpu_0_0_3 thread:T0 instance:snoop.11]
1717067 trek: info: Begin [event:248 cpu:cpu_0_0_1 thread:T0 instance:snoop.19]
1328445 trek: info: Begin [event:475 cpu:cpu_0_0_2 thread:T0 instance:snoop.2]
1443273 trek: info: Begin [event:690 cpu:cpu_0_0_3 thread:T0 instance:snoop.12]
1220483 trek: info: trek_check_memory_block_frontdoor ( trek_mem_DDR0+0x0001d9f0, <8 bytes:
dd2194ae 02a6255b> ); [event:26 cpu:cpu_0_0_0 thread:T0 instance:cache.29]
1220483 trek: info: checksum compare PASSED: 0xd1993a5d [event:26 cpu:cpu_0_0_0 thread:T0
instance:cache.29]
1718127 trek: info: End [event:250 cpu:cpu_0_0_1 thread:T0 instance:snoop.19]
1442523 trek: info: End [event:691 cpu:cpu_0_0_3 thread:T0 instance:snoop.12]
```

```
Running test /home/etienne/projects_sup/armv8/run/Q03.gcc64.qemu.output.log
```

Breker TrekApp SystemVIP Library




The Breker Configurable TrekApp Library

- The **Cache Coherency TrekApp 2.0** verifies cache and system-level coherency in a multiprocessor SoC
- The **ARM TrekApp** automated integration testing of ARM based systems
- The **RISC-V TrekApp** handles typical processor integration issues for the RISC-V open ISA
- The **Power Management TrekApp** automates power domain switching verification
- The **Security TrekApp** automates testing of hardware access rules for HRoT fabrics
- The **Networking TrekApp** automates packet generation, dissection and prediction

- Effective test content composition is the toughest verification challenge and checks/coverage is one of the most onerous activities
- Checks and coverage models may be automated via test suite synthesis leveraging an abstract executable specification
- Test Suite Synthesis automation for both UVM and SoC verification has been proven to save 5X resources while increasing coverage significantly

For more Information:
www.brekersystems.com



Thanks for Listening!
Any Questions?

brekersystems.com/resources/case-studies