




Accelerating Verification and Implementation

With Machine Learning for Electronic Design Automation


Frank Schirrmeister, Sr. Group Director, Solutions & Ecosystem

DVCLUB, November 23rd 2021

Intelligent Systems: Ubiquitous Hyperconnectivity




EDA Enables AI/ML Designs



IP and Subsystems

Verification



Implementation



Board and Package



Systems

IP Selection

“Reuse the right building blocks”

DSPs, Interfaces, Analog

HW/SW Verification

“Is it functionally correct?”

Hardware/Software, Power, Architecture, Safety, Security

Chip Implementation

“Optimized, advanced-node implementation”

Performance, Power, Cost

Packaging

PCB Integration

“Silicon into packages and parts into PCBs and 3D-IC heterogeneous integration”


System Analysis

“Does it work when put together?”


Electromagnetic, Thermal, Low Power, Computational Fluid Dynamics

Optimized flows to
enable AI/ML
chips and systems
(for users)


AI/ML is Enabling EDA too!



EDA Keeps Design Cost in Check – Commonalities




Targeting “High Effort” Aspects of the Design Flows



IP and Subsystems

Verification



Implementation




Board and Package




Systems


Effort for Advanced Designs






Source Data: IBS 2021, Cadence



EDA and AI/ML



So You Think Chess & Go Were Complex?


| Chess | Go | Chip Placement |
|---|---|---|
|  |  |  |
| Number of states ~ 10^{123} | Number of states ~ 10^{360} | Number of states ~ 10^{9000} |



Architecture
Power
Performance
Cost
Software
“More than Moore”

Source: The Next Platform, “Google Teaches AI to Play the Game of Chip Design”, <https://bit.ly/3Bwxg8p>, Cadence

ML in Electronic Design Automation



AI/ML Opportunities in EDA

Functional Verification

- **Simulation** smarter and faster regressions
- **Formal verification** formal proof orchestration

Digital Implementation

- **Digital implementation “ML inside”** delay prediction
- **Digital implementation “ML outside”** flow optimization

Library Characterization

- **Library** characterization with ML-based prediction

Custom IC Implementation

- **SPICE simulation** ML for accurate response surface models
- **Custom implementation:** Layout and analog placement

Design for Manufacturing

- **ML-DFM:** Predicting unknown yield limiting hotspots

PCB Synthesis

- **PCB design** placement, via, routing, power delivery, analysis


System Design and Analysis

- **System analysis “Smart Sweep”** Predict eye openings



IP and Subsystems

Verification



Hardware Architecture, Transaction Level



Circuit, Gate level



Physical Layout

Implementation




Board and Package




Systems


Verification as Part of Chip Development Efforts





ML in Functional Verification




ML in Functional Verification



Xcelium-ML Up to 5x efficiency at same coverage



Xcelium ML for Verification Throughput



“Kioxia has effectively utilized Xcelium simulation for a variety of our designs, and it addresses our ever-growing verification needs. With the new Xcelium ML, we’ve seen a **4X shorter turnaround time** in our fully random regression runs **to reach 99% function coverage of original**, and plan to use this technology in production designs to shorten the time to market for Kioxia’s business.”



Kazunari Horikawa

Senior Manager, Design Technology Innovation Division
Kioxia Corporation

KIOXIA

Smart Proof in Formal Verification


Optimize Resources, Reproduce Previous Runs



Reinforcement learning dynamically adjusts engine selection, time limits, parallel threads, etc.

Smart Proof in Formal Verification

Computational logistics technology for formal throughput



* Average results from typical regressions; actual results may vary

Smart Proof in Formal Verification

Computational logistics technology for formal throughput

Inside Cadence® R&D


Released Product



Third-Generation JasperGold® Formal Verification Platform


Proof Apps

Training set of proof problems



Knowledge Graph and Machine Learning

“We measured **2X faster** proofs out of the box, **5X faster regressions**, and non-converged properties **reduced by 50%**”




Smart Proof Solver

-Mirella Negro Marcigaglia, digital design verification manager, STMicroelectronics

| | Before | After | Gain |
|-------|--------|-------|------|
| A | 50% | 59% | 1.2X |
| B | 69% | 69% | 1.0X |
| C | 12% | 25% | 2.1X |
| D | 44% | 83% | 1.9X |
| E | 57% | 94% | 1.6X |
| | 68% | 69% | 1.0X |
| Total | 53% | 71% | 1.3X |

* Average results from typical regressions; actual results may vary

Implementation as Part of Chip Development Efforts



Source Data: IBS, Cadence

ML for Better Performance and Productivity

ML Delay Prediction

- Innovus™ pre-route delay engine
 - Better PPA
 - Faster, more predictable results
-
- ML optimizes delay prediction
 - All optimization done on customer data, at customer site

Intelligent Chip Explorer


- Automated smart design flows
 - Productivity improvements
-
- ML optimizes flow (SI congestions)
 - Adjusting tool and library options, constraints, parallel runs in cloud
 - All optimization done on customer data, at customer site

cadence

Cerebrus™

Intelligent Chip Explorer

Chip design reimagined



RENESAS

“

To efficiently maximize the performance of new products that use emerging process nodes, digital implementation flows used by our engineering team need to be continuously updated. **Automated design flow optimization is critical for realizing product development at a much higher throughput.** Cerebrus, with its innovative ML capabilities, and the Cadence RTL-to-signoff tools have provided automated flow optimization and floorplan exploration, improving design performance by more than 10%. Following this success, the new approach will be adopted in the development of our latest design projects.



Satoshi Shibatani, director, Digital Design Technology Department, Shared R&D EDA Division, Renesas

”



Summary

Next: "More than Moore"



AI/ML Productivity Improvements - Some Examples

Functional Verification

Up to **5X** reduction in simulation cycles (same coverage)
Up to **4X** (2X avg.) better out-of-the-box proofs

Digital Implementation

Up **20%** better PPA, up to **10X** productivity

Library Characterization

Accelerated library development

Example: 47% of libs interpolated 98%+ pass rate

Custom IC Implementation

Accurate **response surface model** of the device or block
Layout group prediction

Design for Manufacturing

Hotspot prediction
In-design detection and fixing

PCB Synthesis

Faster design closure
Routability

System Design and Analysis

Reduction in simulation time

AI/ML Productivity Improvements - Some Examples

Functional Verification

Up to **5X** reduction in simulation cycles (same coverage)
Up to **4X** (2X avg.) better out-of-the-box proofs

Digital Implementation

Up **20%** better PPA, up to **10X** productivity

Library Characterization

Accelerated library development
Example: 47% of libs interpolated 98%+ pass rate

This is truly just the beginning!

Design for Manufacturing

Hotspot prediction
In-design detection and fixing


PCB Synthesis

Faster design closure
Routability

System Design and Analysis

Reduction in simulation time

Leading the Computational Software Convergence



Intelligent System Design™

Merger of EDA, system design, AI

Pervasive intelligence throughout design


Grounded in computational engineering

Co-optimizing system, hardware, software

Spanning multiple system domains

Electronics Innovation – An Exiting Future Ahead


2020's



Edge-to-Cloud and 5G

Specialized SoCs

Artificial Intelligence




Parallel and Distributed

Full-Flow Solutions

Deep Learning

1960's




TRANSISTOR

INTEGRATED CIRCUIT

Moore's Law

DEC POP-1, IBM 360, DATA GENERAL NOVA, CRAY 1, SUN 1, APPLE MACINTOSH, IBM PC, IBM ASCII WHITE, POWER MAC, IBM BLUE GENE, GTX 480, NVIDIA TITAN X



Semiconductors and Systems

EDA System Design Enablement

The Cadence logo features the word "cadence" in a lowercase, white, sans-serif font. A small red horizontal bar is positioned above the letter "a". To the right of the word is a registered trademark symbol (®). The background is dark grey with a faint, light grey geometric pattern of hexagons and triangles.

© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.