MACHINEWARE

SIM-V

Fast, Parallel RISC-V Simulation for Rapid Software Verification

Lukas Jünger, MachineWare GmbH
Jan Henrik Weinstock, MachineWare GmbH
Rainer Leupers, RWTH Aachen University

As presented at DVCON Europe 2022

Virtual Prototyping

- Virtual Platform: Full System Simulation
- **Indispensable** in software development
  - Everising SW and HW complexity
- Advantages over physical prototypes
  - Available earlier (shift-left methodology)
  - Full flexibility, deep introspection
  - Non-intrusive debug
  - More scalable (e.g. in the cloud)



Virtual Platform Challenges

- Insufficient performance
- High complexity
- Limited vendor interoperability
- Limiting factors
  - Modern simulation infrastructure
  - Efficient standardization
  - **Fast models (especially CPU)**



MachineWare SIM-V

- Fast, functional RISC-V simulator
- **2.5x faster** than state-of-the-art
- Shift-left: Better software earlier
- Easy to use and integrate



SIM-V vs. QEMU: Dhrystone



FTL - Fast Translator Library

Processor Modeling and High-Speed Dynamic Binary Translation Toolkit

- Model your processor in C++
- **Fast JIT** binary translation
- No target software limitations



SIM-V Custom Extensions

- Add instructions, registers, …
- **SDK** for extension development
- Automatically loaded by SIM-V
- Leverage FTL for performance



Interoperability



VCML - Virtual Components Modeling Library

Rapid Virtual Platform construction and universal tool integration

- **Open-source** license
- Component models
- Tool integrations
- TLM protocols
- Modeling primitives



MachineWare Virtual Platform ExploreR (ViPER)





ViPER Trace and Analysis







PyVP

- Python scripting for CI and test
- Connect to VP over network
- Control, configure, inspect VP
- **Easy integration** with Jenkins, Gitlab CI, …

```
import pyvp

with pyvp.connect(localhost, 1234) as vp:
    symbols = vp.cpu.get_symbols()
    bp = symbols.search("start_kernel")
    vp.cpu.set_breakpoint(bp)
    vp.run(60)
    if (vp.state() == pyvp.BREAKPOINT_HIT and
            vp.cpu.get_pc() == bp.address):
        print("TEST PASS")
    else
        print("TEST FAIL")
```

Demo


SystemC 2.3.3-Accellera --- Jul 30 2021 11:41:20
Copyright (c) 1996-2018 by all Contributors,
ALL RIGHTS RESERVED
[I 0.000000000] system.uart0: listening on port 55010
[I 0.000000000] system.uart1: listening on port 55011
[I 0.000000000] system.virtio_console: listening on port 55012
qi version 46 - core profile enabled
[I 0.000000000] system: starting infinite simulation using 10 us quantum
[I 0.000000000] system.cpu.hart0: listening for GDB connection on port 55100
[I 0.000000000] system.cpu.hart1: listening for GDB connection on port 55101
[I 0.000000000] system.cpu.hart2: listening for GDB connection on port 55102
[I 0.000000000] system.cpu.hart3: listening for GDB connection on port 55103
OpenSBI v0.5 (May 23 2021 14:23:17)
Platform Name : QEMU Virt Machine
Platform HART Features : RV64ACDFIMS
Platform Max HARTs : 8
Current Hart : 0
Firmware Base : 0x80000000
Firmware Size : 116 KB
Runtime SBI Version : 0.2
PMP0: 0x0000000080000000-0x000000008001ffff (A)
PMP1: 0x0000000000000000-0x01ffffffffffffff (A,R,W,X)
[0.000000] Linux version 5.10.39 (jan@callisto) (riscv64-unknown-linux-gnu-gcc (GCC) 10.2.0, GNU ld (GNU Binutils) 2.36.1) #2 SMP Fri Oct 15 08:29:13 CEST 2021
[0.000000] OF: fdt: Ignoring memory range 0x80000000 - 0x80200000
[0.000000] earlycon: sbi0 at I/O port 0x0 (options '')
[0.000000] printk: bootconsole [sbi0] enabled
[0.000000] efi: UEFI not found.
[0.000000] Zone ranges:
[0.000000] DMA32 [mem 0x0000000080200000-0x00000000bfffffff]
[0.000000] Normal empty
[0.000000] Movable zone start for each node
[0.000000] Early memory node ranges
[0.000000] node 0: [mem 0x0000000080200000-0x00000000bf7fffff]
[0.000000] node 0: [mem 0x00000000bf800000-0x00000000bfffffff]
[0.000000] node 0: [mem 0x0000000099000000-0x00000000bfffffff]
[0.000000] Initmem setup node 0 [mem 0x0000000080200000-0x00000000bfffffff]
[0.000000] software IO TLB: mapped [mem 0x00000000bb1f9000-0x00000000bf1f9000] (64MB)
[0.000000] SBI specification v0.2 detected
[0.000000] SBI implementation ID=0x1 Version=0x5
[0.000000] riscv: ISA extensions acdfim
[0.000000] riscv: ELF capabilities acdfim
[0.000000] percpu: Embedded 17 pages/cpu s32360 r8192 d29080 u69632
[0.000000] Built 1 zonelists, mobility grouping on. Total pages: 258055
[0.000000] Kernel command line: earlycon=sbi console=ttyS0,115200n8 root=/dev/mmcblk0 rootwait pci=nomsi
[0.000000] Dentry cache hash table entries: 131072 (order: 8, 1048576 bytes, linear)
[0.000000] Inode-cache hash table entries: 65536 (order: 7, 524288 bytes, linear)
[0.000000] Sorting __ex_table...
[0.000000] mem auto-init: stack:off, heap alloc:off, heap free:off
[0.000000] Memory: 942776K/1046528K available (5758K kernel code, 3201K rwdata, 2048K rodata, 219K init, 331K bss, 103752K reserved, 0K cma-reserved)
login
[2h48] root@buildroot: ~
#
setlock

SIM-V Use Cases

- Early software development and test
  - Utilize in VP or stand-alone to target bare-metal, hypervisor, OS, or user-space
- Reference model for comparison
  - Execute in lock-step and compare states
- Target software analysis
  - Code coverage, hot spot analysis, …
- Continuous Integration
  - Automate tests with SIM-V in Jenkins, Gitlab, …
  - Scale easily on-premise or in the cloud

MACHINEWARE

SIM-V is an ultra-fast RISC-V Simulator (2x faster than Qemu)

MachineWare FTL JIT engine for customizable processor modeling

MachineWare VCML SystemC-TLM 2.0 modeling infrastructure

Reach out:

E-Mail: contact@mwa.re

www.machineware.de