

MACHINEWARE

SIM-V

Fast, Parallel RISC-V Simulation for Rapid Software Verification

Lukas Jünger, MachineWare GmbH

Jan Henrik Weinstock, MachineWare GmbH


Rainer Leupers, RWTH Aachen University

As presented at DVCON Europe 2022




Virtual Prototyping

- Virtual Platform: Full System Simulation
- **Indispensable** in software development
 - Everising SW and HW complexity
- Advantages over physical prototypes
 - Available earlier (shift-left methodology)
 - Full flexibility, deep introspection
 - Non-intrusive debug
 - More scalable (e.g. in the cloud)




Virtual Platform Challenges

- Insufficient performance
- High complexity
- Limited vendor interoperability
- Limiting factors
 - Modern simulation infrastructure
 - Efficient standardization
 - **Fast models (especially CPU)**




MachineWare SIM-V

- Fast, functional RISC-V simulator
- **2.5x faster** than state-of-the-art
- Shift-left: Better software earlier
- Easy to use and integrate




SIM-V vs. QEMU: Dhrystone



FTL - Fast Translator Library


Processor Modeling and High-Speed Dynamic Binary Translation Toolkit

- Model your processor in C++
- **Fast JIT** binary translation
- No target software limitations




SIM-V Custom Extensions

- Add instructions, registers, ...
- **SDK** for extension development
- Automatically loaded by SIM-V
- Leverage FTL for performance




Interoperability



VCML - Virtual Components Modeling Library

Rapid Virtual Platform construction and universal tool integration

- **Open-source** license
- Component models
- Tool integrations
- TLM protocols
- Modeling primitives



MachineWare Virtual Platform Explorer (ViPER)

The screenshot displays the ViPER application window. The main pane shows the system configuration for 'system.cpu0'. The left sidebar contains a hierarchy of components: system, irq_uart, irq_ethoc, irq_percpu_uart0, irq_percpu_ethoc0, irq_percpu_uart1, irq_percpu_ethoc1, irq_percpu_uart2, irq_percpu_ethoc2, bus, xbar_uart, xbar_ethoc, ethoc, mem, ompic, cpu0, and uart. The main pane shows the system configuration for 'system.cpu0' with the following details:

```
1: 1.200000] loops module loaded
1: 1.510000] libphy: ethoc-mdio: probed
1: 1.590000] mousedev: PS/2 mouse device common for all mice
1: 1.600000] HZ: frequency set to 1000 Hz
1: 1.610000] Freeing unused kernel memory: 11464k (c091e000 - c1050000)

Please press Enter to activate this console.
# is
bin dev etc init lib mnt proc root sbin sys usr var
# cat /proc/cpuinfo
processor       : 0
process       : 0
cpu architecture : OpenRISC 1000 (1.0-ev0)
cpu implementation id : 0x42
cpu variant     : 0x1
frequency       : 100000000
cache size     : 16 bytes
cache block size : 16 bytes
cache ways     : 1
localcache size : 16 bytes
localcache block size : 16 bytes
localcache ways : 1
lmmu           : 128 entries, 4 ways
lmmu           : 328 entries, 4 ways
lmmu           : 200.00
popups         : 0
features       : orbin32 orp32
```

The right pane shows the 'Attributes' for 'or1kmp-up' with the following details:

Attribute	Value
name	or1kmp-up
id	4444
session	0
username	0
duration	0 s
irqps	2
mem	0x00000000 0x07ffffff
uart	0x00000000 0x00001fff
ompic	0x00000000 0x00001fff
ethoc	0x02000000 0x02001fff

The bottom pane shows the 'Sessions' and 'Terminals' sections. The 'Sessions' section shows three sessions: 'Jan/or1kmp-up at io:4444 [connected]', 'Jan/or1kmp-smc2 at io:4445 [not connected]', and 'Jan/or1kmp-smc4 at io:4446 [not connected]'. The 'Terminals' section shows a terminal window for 'Jan/or1kmp-up at io:4444' with the following output:

```
reset : resets this component
show : Show memory contents between addresses [start] and [end]. Usage: show
[start] [end]
system.mem >
```

The screenshot displays the ViPER application window showing the system CPU registers and attributes. The main pane shows the system configuration for 'system.cpu0'. The left sidebar contains a hierarchy of components: system, irq_uart, irq_ethoc, irq_percpu_uart0, irq_percpu_ethoc0, irq_percpu_uart1, irq_percpu_ethoc1, irq_percpu_uart2, irq_percpu_ethoc2, bus, xbar_uart, xbar_ethoc, ethoc, mem, ompic, cpu0, and uart. The main pane shows the system configuration for 'system.cpu0' with the following details:

```
1: 1.200000] loops module loaded
1: 1.510000] libphy: ethoc-mdio: probed
1: 1.590000] mousedev: PS/2 mouse device common for all mice
1: 1.600000] HZ: frequency set to 1000 Hz
1: 1.610000] Freeing unused kernel memory: 11464k (c091e000 - c1050000)

Please press Enter to activate this console.
# is
bin dev etc init lib mnt proc root sbin sys usr var
# cat /proc/cpuinfo
processor       : 0
process       : 0
cpu architecture : OpenRISC 1000 (1.0-ev0)
cpu implementation id : 0x42
cpu variant     : 0x1
frequency       : 100000000
cache size     : 16 bytes
cache block size : 16 bytes
cache ways     : 1
localcache size : 16 bytes
localcache block size : 16 bytes
localcache ways : 1
lmmu           : 128 entries, 4 ways
lmmu           : 328 entries, 4 ways
lmmu           : 200.00
popups         : 0
features       : orbin32 orp32
```

The right pane shows the 'Attributes' for 'or1kmp-up' with the following details:




Attribute	Description
Name	or1kmp-up
Host	io
Port	4444
User	Jan
Path	or1kmp-up
SystemC Version	2.3.1-Accella
VCLM Version	1.0.0-2018024
Time	0.13721508s
Delta Cycle	2740

The bottom pane shows the 'Sessions' and 'Terminals' sections. The 'Sessions' section shows three sessions: 'Unknown/or1kmp at localhost:4444 [not connected]', 'Unknown/or1kmp at localhost:4445 [not connected]', and 'Unknown/or1kmp at localhost:4446 [connected]'. The 'Terminals' section shows a terminal window for 'Unknown/or1kmp at localhost:4446' with the following output:

```
unknown/or1kmp at localhost:4446
> cd system.cpu0
> dump
Registers:
PC: 0x0000000000000000
SP: 0x0000000000000000
ID: 0x0000000000000000
Interrupts:
IRQ: 3 events, avg 15us, max 15us
INQ: no events
INQI: no events
system.cpu0 >
```



ViPER Trace and Analysis



PyVP

- Python scripting for CI and test
- Connect to VP over network
- Control, configure, inspect VP
- **Easy integration** with Jenkins, Gitlab CI, ...

```
import pyvp

with pyvp.connect(localhost, 1234) as vp:
    symbols = vp.cpu.get_symbols()
    bp = symbols.search("start_kernel")
    vp.cpu.set_breakpoint(bp)
    vp.run(60)
    if (vp.state() == pyvp.BREAKPOINT_HIT and
        vp.cpu.get_pc() == bp.address):
        print("TEST PASS")
    else
        print("TEST FAIL")
```



Demo

```
SystemC 2.3.3-Accellera -- Jul 30 2021 11:41:20
Copyright (c) 1996-2018 by all Contributors,
ALL RIGHTS RESERVED


[ I 0.000000001 system.uart0: listening on port 55010
[ I 0.000000001 system.uart1: listening on port 55011
[ I 0.000000001 system.virtio.console: listening on port 55012
gl.version 46 - core profile enabled
[ I 0.000000001 system: starting infinite simulation using 10 us quantum
[ I 0.000000001 system.cpu.hart0: listening for GDB connection on port 55100
[ I 0.000000001 system.cpu.hart1: listening for GDB connection on port 55101
[ I 0.000000001 system.cpu.hart2: listening for GDB connection on port 55102
[ I 0.000000001 system.cpu.hart3: listening for GDB connection on port 55103

OpenSBI v0.5 (May 23 2021 14:23:17)

  OpenSBI
  |
  |
  |

Platform Name      : QEMU VIRT Machine
Platform HART Features : RV64ACDFIMS
Platform Max HARTs : 8
Current Hart       : 0
Firmware Base      : 0x00000000
Firmware Size      : 116 KB
Runtime SBI Version : 0.2

MPP0: 0x0000000000000000-0x0000000000001ffff (A)
MPP1: 0x0000000000000000-0x01ffffff000000 (A,R,W,X)
[ I 0.000000001 Linux version 2.10.39 (jancallisto) (riscv64-unknown-linux-gnu-gcc (GCC
[ I 10.2.0x_GNU ld (GNU Binutils) 2.36.1) #2 SMP Fri Oct 15 08:29:33 CEST 2021
[ I 0.000000001 DF: fdt: Ignoring memory range 0x00000000 - 0x02200000
[ I 0.000000001 earlycon: s10 at I/O port 0x0 (options '')
[ I 0.000000001 prxns: socconSOLE (abi0) enabled
[ I 0.000000001 efi: UEFI not found.
[ I 0.000000001 Zone ranges:
[ I 0.000000001 DMU32 [mem 0x0000000000200000-0x00000000bfffffff]
[ I 0.000000001 Normal empty
[ I 0.000000001 Movable zone start for each node
[ I 0.000000001 Early memory node ranges
[ I 0.000000001 node 0: [mem 0x000000000200000-0x00000000bfffffff]
[ I 0.000000001 node 0: [mem 0x0000000000000000-0x00000000bfffffff]
[ I 0.000000001 node 0: [mem 0x0000000000000000-0x00000000bfffffff]
[ I 0.000000001 Initmem setup node 0 [mem 0x000000000200000-0x00000000bfffffff]
[ I 0.000000001 software IO TLB: mapped [mem 0x000000000190000-0x000000000194000] (64K
[ I 0.000000001 SBI specification v0.2 detected
[ I 0.000000001 SBI implementation ID=0x1 version=0x5
[ I 0.000000001 riscv: ISA extensions acf1e
[ I 0.000000001 riscv: ELF capabilities acf1e
[ I 0.000000001 pcrng: initialized 32 bytes/cpu 53256e r102 470000 u6932
[ I 0.000000001 Built 1 zonelists, mobility grouping on. Total pages: 258055
[ I 0.000000001 Kernel command line: earlycon=sbi console=ttyS0,115200n8 root=/dev/mmcbl
[ I 0.000000001 root@mti: pcd-mem0:
[ I 0.000000001 Dentry cache hash table entries: 131072 (order: 8, 1048576 bytes, linear)
[ I 0.000000001 Inode-cache hash table entries: 65536 (order: 7, 524288 bytes, linear)
[ I 0.000000001 Sorting 0x table...
[ I 0.000000001 mem_auto_init: stack:off, heap:alloc:off, heap_free:off
[ I 0.000000001 Memory: 141270K/1040320K available (5750K kernel code, 3201K rwdata, 204
[ I 0.000000001 OK rdatsa, 219K init, 331K bss, 103752K reserved, 0K cma reserved)
```



SIM-V Use Cases

- Early software development and test
 - Utilize in VP or stand-alone to target bare-metal, hypervisor, OS, or user-space
- Reference model for comparison
 - Execute in lock-step and compare states
- Target software analysis
 - Code coverage, hot spot analysis, ...
- Continuous Integration
 - Automate tests with SIM-V in Jenkins, Gitlab, ...
 - Scale easily on-premise or in the cloud





MACHINEWARE

SIM-V is an ultra-fast RISC-V Simulator (2x faster than Qemu)

MachineWare **FTL** JIT engine for customizable processor modeling

MachineWare **VCML** SystemC-TLM 2.0 modeling infrastructure

Reach out:

E-Mail: contact@mwa.re

www.machineware.de

