



BREKER™ THE LEADER IN PORTABLE STIMULUS



Breker TrekSoC RISC-V TrekApp Test Generation

*John Sotiropoulos
BrekerSystems.com*


- Introduction to Breker Technology
- Introduction to Breker's "Core-Integrity" Tier TrekApp
- Review of Breker's "System-Integrity" Tier TrekApp
- Summary

RISC-V Verification


- Processors are hard to verify
 - Consider the verification investment at Arm and Intel, for example
- Automation is the answer
 - Number of diversified test generators, etc.
- RISC-V special requirements
 - Custom instruction verification
 - Compliance assurance
 - Broad range of architectures
- Different processor levels have different needs
 - Embedded cores
 - Processor clusters
 - Application processors
- Processor integrity testing yields results for processor developers & integrators
 - Load-store, interrupt processing, performance/power profiling, etc.



The SoC Verification Gap




Portable Stimulus Vision



Test Suite Synthesis... Analogous to Logic Synthesis


Design Synthesis




Constrain



Synthesize




Optimize



Describe intent


Test Suite Synthesis



Constrain



Synthesize



Optimize



Generate implementation

Map to platform

Breker
Core Technology



AI Planning Algorithms

3D Coverage Closure

Synthesizable VerificationOS

AI Planning Algorithms

Synthesizing Test Suites Across the Verification Flow



Architectural Test Data
C++ data and control for system exploration

UVM test content
Complex sequence, coverage scoreboard synthesis

Software-driven SoC
Rigorous, high-coverage tests from a single, simple spec


Prototyping & Post-silicon Verification
Verification test reuse with observability/controllability

Breker Tiered Test Generation for Developers & Integrators




Processor Integrator


Single core, multi-thread




Multicore SoC




Processor Cluster



Application Processor



Embedded Processor



Processor Developer

System-Integrity
Cache-Coherency
Early Firmware
Power Domain

Core-Integrity
Memory load-store
Interrupt Management
Security PMP


Tiered test generation scenarios for developers and integrators

AGENDA




- Introduction to Breker Technology
- Introduction to Breker's "Core-Integrity" Tier TrekApp
- Review of Breker's "System-Integrity" Tier TrekApp
- Summary


Core-Integrity Test Generation Against the RISC-V ISA




Breker App Tiers : Core-Integrity



Breker App Tiers : Core Integrity




Breker App Tiers : Core Integrity




Generate random interrupts, while doing Workload Tests
(Assumes available software for GIC, registering interrupt handlers etc)

Breker App Tiers : Core Integrity




*modes – Machine, Supervisor, User

Breker App Tiers : Core Integrity



Core-Integrity: Single Core, 4 Threads




The screenshot displays a thread execution graph for 'cpu_0' with four threads: T0, T1, T2, and T3. Each thread has a vertical stack of tasks. T0 tasks include doCheck.7, doCheck.2, doCheck.9 (highlighted), doCheck.4, doCheck.5, doCopy.7, doCopy.2, and doCheck.11. T1 tasks include doCopy.20, doCopy.25, doCheck.63, and doCopy.13. T2 tasks include doCheck.1, doCheck.8, doCheck.12, doCopy.11, doCheck.13, doCopy.1, doCopy.12, and doCheck.16. T3 tasks include doCopy.10, doCopy.21, doCheck.3, doCopy.5, doCopy.6, doCopy.31, doCheck.45, and doCopy.3. Arrows indicate dependencies between tasks across threads. On the right, the 'Memory Values' window shows data for 'doCheck.9' at memory address 'trek_mem_ddr+0x1989ae8 (0x7cd bytes)'. Below it, the 'Test Source' window shows the code for 'doCheck.9'.


```
// doCheck.9
trek_write32_shared(0x7, trek_cpu_0_T0_state);
}
case (0x7): { // wait for doCheck.8
if (trek_read32_shared(trek_cpu_0_T2_state) < 0x6) break;
trek_c2t_event(0, 0x9); // [event:0x9_agent:cpu_0_thread:T0_instance:doCheck.9
```

- Tests utilizes processor's available resources/software threads

Breker App Tiers : Core Integrity




Breker App Tiers : Core Integrity



Core-Integrity: Multi-hart(x4), 3 Threads Each Breker Concurrent Test Scheduling Stress Tests the Processor


Advanced, Abstract Debug

TrekDebug 1.2.24: workload



Quickly observe test progress and DUT reaction

Execution Profiling



Post-run analysis of design performance/power bottlenecks

RISC-V TrekApp - Parameters



Randomization

- **Multiple Memory Regions**

<u>Core- Integrity</u>

Single-Core Scenarios


Workload
Page Table
Interrupts
Modes and Regions
Memory Order

Multi-Core Scenarios

Workload
Multi-Core Mem Order

Multiple Memory Regions

- Configure memory regions to cover
 - Different cacheability properties
 - Different memory controllers
 - Different physical memory types



RISC-V TrekApp Parameters



Randomization

- Multiple Memory Regions
- Load/Store Sizes
 - (including Atomics)

<u>Core- Integrity</u>

Single-Core Scenarios

Workload
Page Table
Interrupts
Modes and Regions
Memory Order

Multi-Core Scenarios

Workload
Multi-Core Mem Order

- Must consider differing Byte operations for Loads and Stores
- All variants of Load/Store operations including:
Acquire/Release, Exclusive, Pair Operations (16 byte), Atomics

RISC-V TrekApp Parameters



Randomization

- Multiple Memory Regions
- Load/Store Sizes
 - (including Atomics)
- Mem Allocation Strategy

Core- Integrity

Single-Core Scenarios

Workload
Page Table
Interrupts
Modes and Regions
Memory Order

Multi-Core Scenarios

Workload
Multi-Core Mem Order

RISC-V TrekApp Parameters



Randomization

- **Multiple Memory Regions**
- **Load/Store Sizes**
 - (including Atomics)
- **Mem Allocation Strategy**
- **Number of:**
 - Harts, Threads per hart
 - Load/Store sources

Core- Integrity

Single-Core Scenarios

Workload
Page Table
Interrupts
Modes and Regions
Memory Order


Multi-Core Scenarios

Workload
Multi-Core Mem Order

AGENDA

- Introduction to Breker Technology
- Introduction to Breker's "Core-Integrity" Tier TrekApp
- Review of Breker's "System-Integrity" Tier TrekApp
- Summary

Modular, Configurable and Extendable TrekApps



Example Customizations



Max Memsize

Specific Component Characteristic

Specialized Algorithm

Special Coherency Test Algorithm


Add Instructions

Extra Processor Instruction



Testing a Custom Instruction

- RISC-V ISA custom instructions pose a particularly difficult verification challenge
- Custom instructions need to be tested with the processor tests, not as an after thought
- Breker solution allows custom instruction tests to be easily added into test graph
- Breker synthesis combines these tests with the app to ensure full custom processor testing




Add Instructions
Extra Processor Instruction

RISC-V TrekApp System-Integrity Tier



Randomization


- **Multiple Memory Regions**
- **Load/Store Sizes**
 - (including Atomics)
- **Mem Allocation Strategy**
- **Number of:**
 - **Harts, Threads per hart**
 - **Load/Store sources**





Coherency Oriented Test Generation


- "One Address, Many Data"
- Start with end state, work backwards to find transition scenario





N Transition Sequences



Concurrent Scenario Test Case



N Transition Scenarios




Schedule Memory Interleave & Pack Resolve Dependencies

RISC-V TrekApp System-Integrity Tier



Randomization

- **Multiple Memory Regions**
- **Load/Store Sizes**
 - (including Atomics)
- **Mem Allocation Strategy**
- **Number of:**
 - **Harts, Threads per hart**
 - **Load/Store sources**




RISC-V TrekApp Coherency Tier



Randomization

- **Multiple Memory Regions**
- **Load/Store Sizes**
 - (including Atomics)
- **Mem Allocation Strategy**
- **Number of:**
 - **Harts, Threads per hart**
 - **Load/Store sources**




RISC-V TrekApp Coherency Tier



Randomization

- **Multiple Memory Regions**
- **Load/Store Sizes**
 - (including Atomics)
- **Mem Allocation Strategy**
- **Number of:**
 - **Harts, Threads per hart**
 - **Load/Store sources**



- Cache Line Sharing Cases

- Need to consider all possible cache line sharing cases across caches
 - How many caches are sharing the cache line
 - Which caches are involved
 - Is the shared line clean or modified




Fig. 2. (a) State space of SI protocol with 3 cores. Each global state is presented with 3 letters, e.g., IIS means core 2, core 1, and core 0 are in states I, I, and S, respectively. (b) Viewed as a composition of 3 isomorphic trees.




Fig. 3. State space of MSI protocol with 3 cores. For the clarity of presentation, the transitions to global modified states (IIM, IMI, MII) are omitted, if the transition in the opposite direction does not exist.


source: Qin et al., <http://www.cise.ufl.edu/tr/DOC/REP-2012-537.pdf>

RISC-V TrekApp Coherency Tier




Randomization

- **Multiple Memory Regions**
- **Load/Store Sizes**
 - (including Atomics)
- **Mem Allocation Strategy**
- **Number of:**
 - **Harts, Threads per hart**
 - **Load/Store sources**




Efficacy of System-Integrity Testing using the RISC-V TrekApp



Typical directed
coherency test ...

... vs. RISC-V TrekApp
automated Sys-Integrity tests



AGENDA



- Introduction to Breker Technology
- Introduction to Breker's "Core-Integrity" Tier TrekApp
- Review of Breker's "System-Integrity" Tier TrekApp
- Summary

Summary - Next Steps



- Breker has been part of the verification ecosystem of processors and SoCs based on x86 and ARM architectures
- Breker is also becoming part of the verification ecosystem of processors and SoCs based on RISC-V architectures
 - We already working with multiple RISC-V developers and users/integrators
- We also believe that RISC-V has room to grow
 - We have been there throughout the evolution of x86 and ARM systems, so we know what challenges lay ahead as RISC-V grows and succeeds

Thank You For Listening

For more information:

- Go to brekerSystems.com
- Email: info@brekersystems.com
- My email johns@brekersystems.com

